



Academic Year: 2025-26 (For 2025 Admitted batch)

Time Table - M. Tech I Year II Semester - I Mid Term Test - April 2026

Skill Enhancement Course-II

Program	Date & Day	Session & Time	Registered Numbers	Course Name & Code	LAB No. (Venue)
M.Tech -VLSI Design and Embedded Systems	04.04.2026	FN: 10.00 AM to 12:00 noon	25MRB02001 to 25MRB02022	QNX Based RTOS- 25MBVESSC02	LB 202

Date: 02-04-2026

CONTROLLER OF EXAMINATIONS

CONTROLLER OF EXAMINATIONS
Madanapalle Institute of Technology & Science
(Deemed to be University)
MADANAPALLE - 517 325, A. P.

Copy to The File Notice Board Dean-SoE HOD/PG
Note: Dean/HoD is requested to circulate among the faculty members concerned